Realization of a Lambert W-Function for a Chaotic Circuit

نویسندگان

  • Banlue Srisuchinwong
  • Nithi Amonchailertrat
چکیده

A new chaotic circuit is practically realized, for the first time, using a Lambert W-function. The circuit consists of three main parts. The first part employs a well-known Wilson current mirror, whereas the second part is a simple resistor at the two connected emitters of the current mirror. Both parts form a new circuit for a Lambert W-function by enabling a term of an emitter current to be simultaneously appeared on both sides of an exponential equation. Such a nonlinear equation is particularly well suited for realization of a Lambert W-function. The third part exploits a capacitorinductor-capacitor (CLC) network and a resistor, which are connected to the nonlinear circuit of the Lambert W-function to allow for chaotic oscillations. The new circuit is capable of both a Lambert W-function and a current-tunable chaotic oscillator.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Chaotic Time-Delay Sampled-Data System and Its Implementation

Chaotic time-delay systems are attractive candidates to generate chaotic dynamics because of their relatively simple system model. Circuit realization of the time-delay part is the main drawback of these systems. In order to overcome this drawback, a chaotic time-delay system which features a binary feedback function is presented. The use of binary feedback function results in a considerably si...

متن کامل

Improved Realization of Mixed-Mode Chaotic Circuit

An improved realization of mixed-mode chaotic circuit which has both autonomous and nonautonomous chaotic dynamics is proposed. Central to this study is inductorless realization of mixed-mode chaotic circuit using FTFN-based inductance simulator. FTFN-based topology used in this realization enables the simulation of ideal floating and grounded inductance. This modification provides an alternati...

متن کامل

Optimized Standard Cell Generation for Static CMOS Technology

Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Journal of Circuits, Systems, and Computers

دوره 22  شماره 

صفحات  -

تاریخ انتشار 2013